NSI-03-001

MAY 2 6 2004

May 21, 2004

To: Commissioner for Patents P.O.Box 1450 Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572

28 Davis Avenue

Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/796,386 03/09/04

Jun Ho Cho et al.

OUTPUT BUFFER WITH CONTROLLED SLEW RATE FOR DRIVING A RANGE OF CAPACITIVE LOADS

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation
In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56.

## CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on May 24, 2004.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

- U.S. Patent 5,926,651 to Johnston et al., "Output Buffer with Current Paths Having Different Current Carrying Characteristics for Providing Programmable Slew Rate and Signal Strength," describes a method where an output buffer slew rate is controlled by providing logic signals to the buffer circuit that switch in or out drive transistors with different current capability.
- U.S. Patent 5,808,478 to Andresen, "Digitally Controlled Output Buffer to Incrementally Match Line Impedence and Maintain Slew Rate Independent of Capacitive Output Loading," discloses a method where the output buffer slew rate is varied by comparing the output voltage transition time against a reference.
- U.S. Patent 6,265,913 to Lee et al., "Load Driving Circuits Having Adjustable Output Drive Capability," teaches a method where the output buffer fall time is controlled by comparing the load capacitance against a threshold capacitance.
- U.S. Patent 6,583,644 to Shin, "Output Buffer for Reducing Slew Rate Variation," describes a method where slew rate is controlled by comparison of input data rise time against bias voltages which vary with processing.

## NSI-03-001

R. Senthinathan et al., "Application Specific CMOS Output Driver Circuit Design Techniques to Reduce Simultaneous Switching Noise," IEEE Journal of Solid-State Circuits, Vol. 28, No. 12, Dec. 1993, pp. 1383-1388, describes an output driver where turn on of pull-up and pull-down output transistors are sequenced to control slew rate and avoid switching noise.

Sincerely,

Stephen B. Ackerman,

Reg. No. 37761

... lat 1

Form PTO-1	449		-1	Number (Options)	1	pterson Number	- 0	,
INFOF	RMATION DISCL		TATION ASSET	T-03-00			1380	<u>o</u>
	IN AN APPL		FMng	Jun Ho	s Cho	et a	<u>火。</u>	
	(Use several sheets if n	ocessary)		03/09/0	94 "		<del></del>	···
REMINAZE		<u> </u>	U. S. PATENT D	OCUMENTS	<u> </u>	<del></del> -		
MINT	DOCUMENT HOMBER DATE		HAME		CLASS	#UBCLASS	F APPROPRIAT	
OIPE	5926651	7/20/99	Johnston	et al.	395	872	7/28	219
ह	5808478	9/15/98	Andresen		326	31	2/21	19.
2 6 2004 S	6265913	137/24/01 Lee et al.		d.	327	108	9/1/90	
· end	6583644		Shin		326	26	لدا	20/
DEMARK		election 3	- SWCH		55-0	0-0		
   <del></del>								
		-			<u> </u>			
			<del> </del>					
							ļ	
		ŀ		,				
		F	OREIGN PATENT	DOCUMENTS	<u> </u>		*	
	DOCUMENT NUMBER	CATE	DATE COUNTRY		cuss	CLUSS SUBCLUSS Tran		lon NO
				· · · · · · · · · · · · · · · · · · ·	· · · · · ·			
			<del></del>					
							-;	
			1117 200 500					
			THER DOCUMEN			_		
	R. Senth	inatho	metal.,"	Application	on Spe	<u>ecitie</u>	<u>cm</u>	05
	Output !	Driver	Circuit D.	esign Te	chni	ques	to R	<u>edu</u>
	Simult	anean	s Switchi	na Nois	E"I	EEE J	own	<u>al</u>
	5-14-5		ircuits, V	01,28 N	<i>,</i>	De-	902	
· ·	- Journ		•	e La Lay IV	0-12	Dec.		/
1	100.138	3-1389					<del></del>	
	1						•	
	·	···	γ	·		····	· · · · · · · · · · · · · · · · · · ·	
ЕХАЛИНСЯ			DATEC	CONNECERED				